The physical limitations of complementary metal-oxide semiconductor (CMOS) technology have led many researchers to consider other alternative technologies. Quantum-dot cellular automate (QCA), single electron tunneling (SET), tunneling phase logic (TPL), spintronic devices, etc., are some of the nanotechnologies that are being considered as possible replacements for CMOS. In these nanotechnologies, the basic logic units used to implement circuits are majority and/or minority gates. Several majority/minority logic circuit synthesis methods have been proposed. In this paper, we give a comparative study of the existing majority/minority logic circuit synthesis methods that are capable of synthesizing multi-input multi-output Boolean functions. Each of these methods is discussed in detail. The optimization priorities given to different factors such as gates, levels, inverters, etc., vary with technologies. Based on these optimization factors, the results obtained from different synthesis methods are compared. The paper also analyzes the optimization capabilities of different methods and discusses directions for future research in the synthesis of majority/minority logic networks.
Introduction
The complementary metal-oxide semiconductor (CMOS) technology has played a vital role in constructing integrated systems for the past four decades. This technology has provided the requirements of implementing high-density, high- The function of a QCA majority gate is a three-input logic function given in (1) . The majority function is to produce an output logic 1 if two or more of the three inputs ( ) 1 2 3 , , x x x are 1. Otherwise, it produces an output logic 0. The layout of QCA majority gate is shown in Figure 2 (c). As seen in the figure, a QCA majority gate is constructed of one cell surrounded by four cells, one in each side. Three of these cells are the gate inputs which are the upper, leftmost and lower cells. Based on the polarizations of the three input cells, the middle cell polarization is determined because it represents the lowest energy state.
Then, the signal propagates to the rightmost cell which is the output cell.
( ) 1 2 3  1 2  1 3  2 3 , , M x x x x x x x x x = + +
By forcing one of the inputs ( ) 1 2 3 , , x x x in a three-input majority gate to logic 0 or 1, the gate will perform as a two-input logic AND or a two-input logic OR function as given in (2) and (3), respectively. 
Single Electron Tunneling Technology
In single electron tunneling (SET) technology, both majority and minority gates are used to implement logic circuits. A SET minority gate implements a threeinput logic function given in (4) . Since the minority function is just the complementary of majority function, it produces an output 0 if one or more of its inputs are 1. Otherwise, it produces an output 1.
( ) By setting one of the three inputs of the minority gate as a logic 0 or 1, the gate implements a two-input logic NAND or two-input logic NOR gate, respectively [8] . The obtained functions are given by ( ) ( ) 
Tunneling Phase Logic Technology
A tunneling phase logic (TPL) minority gate is the basic unit used in TPL technology to implement logic circuits. As shown in Figure 4 , the inputs of a TPL minority gate are three waveforms (W 1 , W 2 , and W 3 ). The phases of a waveform are used to represent logic 0 and 1. Based on the input waveforms, the phase of the output waveform is determined. If two phases of the three input waveforms are different, they will neutralize each other and the reverse of the third waveform will be the output. However, if all input waveforms have the same phases, the output will be the reverse of these phases.
Spintronic Majority Gate
A spintronic majority gate (SMG) is a device that performs a three-input majority function. This device is implemented with a cross of ferromagnetic wires with a size of 140 × 140 nm [29] [30] . Over the four ends of the cores, the three inputs 
All Spin Logic
An all spin logic (ASL) device is also spin based device [31] [32] . It constructed of copper wires and nanomagnets. To implement an ASL device that performs a three-input majority function, four nanomagnets, which represent the three inputs and one output, are placed over the ends of the copper wires as shown in Figure 6 (a). The input and output sides of each of these nanomagnets are separated by an insulator. Due to the current driven to the ground terminal from the voltage supplied to the top of each nanomagnets, spin polarized electrons accumulate in the two sides of each nanomagnet with different concentrations. This difference causes a diffusion spin current, which exerts torque on a nanomagnet and is able to switch its polarization. Based on the majority of input polarizations, the output is determined and delivered via the output nanomagnet as a logic value. The inverters also can be implemented based on the same properties of polarization changes as shown in Figure 6 (b). 
Spin Torque Oscillator Logic
A spin torque oscillator (STO) logic is a device that can perform a three-input majority function [34] . This device consists of four nanopillars (three inputs and one output) with their own layers. Similar to SMG, the oscillators have a common ferromagnetic layer as shown in Figure 7 . The input currents pass through nanopillars and exert spin torques that drive oscillators. Because of the driven oscillators, spin waves propagate in the common layer that make the oscillators signal coupled. Based on the majority of the inputs, the frequency of the output oscillator is determined. This can be sensed via the effect of giant magnetoresistance (GMR) or TMR. The frequency of the output serves in the circuit as the logic signal.
Spin Wave Device Technology
In spin wave device (SWD) technology, computation and information transfor- [38] . Its operation is based on the interference of the input spin waves. The output is determined based on the interference of the three phases of the input spin waves via magneto-electron (ME) cells [39] .
Another logic device in SWD technology is a SWD inverter which is implemented by a waveguide to deliver the inverse of spin wave signal to the output ME cell [38] [40] . Figure 8 (a) and Figure 8 (b) show the areas and designs for a SWD majority gate and inverter, respectively. It can be seen that the length of waveguide in the inverter is 1.5× of the length of spin wavelength (λ SW ), while the length of each waveguide in the majority gate is 1.0× of the spin wavelength.
Nanomagnetic Logic
The process of computation and information transformation in nanomagnetic logic (NML) [42] is based on magnetization of patterned array of elongated nanomagnets. In NML, there are two stable magnetization states of magnets that are used to represent binary information. These states are commonly referred to as "up" or "down" which represent logic 1 or 0, respectively, as shown in Figure   9 (a). The fundamental logic element in NML technology is a three-input majority gate. This gate is constructed of a cross of five dots, which are one central dot surrounded by four dots that represent inputs (A, B, C) and output as shown in Figure 9 (b). Based on the majority of magnetization of the three inputs, the output is calculated via magnetic interactions. Figure 10 .
In addition to the nanotechnologies discussed in this paper, other nanotechnologies such as graphene [46] Figure 10 . Different designs of DNA majority gates: (a) Four-way junction-driven DNA majority gate [43] ; (b) DNA majority gate given in [44] ; (c) Spatially localised DNA majority gate [45] . (Each color represents a particular domain in the strand). 
n n n = + , and 3 4 f n n = + , whereas it can be realized with only one majority gate in one level, i.e., ( )
Therefore, an efficient majority/minority logic network synthesis is needed in order to generate optimal majority/minority logic networks. In the next section, we review the best existing comprehensive majority/minority logic synthesis methods in detail.
Majority/Minority Logic Synthesis Methods
Several researchers have proposed different techniques for majority/minority logic synthesis. However, none of these techniques are capable of generating optimal majority or minority expressions in terms of gates, levels, inverters and gate inputs for all cases. In addition, only a few of these methods can be used for synthesizing multi-input multi-output majority/minority logic networks. These methods are discussed in detail as follows:
Majority Logic Synthesis (MALS) [20]
MALS is the first proposed comprehensive majority/minority logic network synthesis method that is capable of synthesizing multi-level multi-output majority/ minority logic networks. The input to MALS is a minimized algebraically factored multi-output combinational network, and the output is an equivalent majority logic network. The method starts by preprocessing and decomposing the input network such that each node in the decomposed network has at most three input variables. This process is done by using preprocessing and decomposition methods in SIS. The next step is to check each decomposed node to see whether it is a majority function. If so, the node will be converted and the process will move to check the next node. Otherwise, the node function will be checked if there is any common literal. If this is the case, the literal will be factored out and function has no common literal and it can be realized with less than four majority AND/OR gates, an AND/OR mapping will then be performed. Otherwise, the node will be converted into its equivalent majority expression with at most four majority gates in two levels using K-map. This procedure is accomplished by first getting the K-map of the logic function of the node. Next, the first majority function f 1 is determined by finding the admissible pattern from the K-map of the node. Based on the K-map of the node and the first admissible pattern, the second admissible pattern is then found which gives the second majority function f 2 . Lastly, the third admissible pattern is found based on the K-map of the node and the first and the second admissible patterns. The third admissible pattern gives the third majority function f 3 . These three majority functions are determined such that the original node can be replaced with the majority function of these three functions as ( )
Kong's Synthesis [21]
Another comprehensive majority/minority logic network synthesis method was introduced by Kong et al. [21] . The input to this methodology is an arbitrary multi-output Boolean function, and its output is an equivalent majority logic network. The method begins by preprocessing the input network and checking its correctness using SIS. If the input function is correct, multiple preprocessing scripts given in Figure 11 are applied to simplify and factor it algebraically, where all "(x)" are replaced with "3". Otherwise, error information will be shown and the process will be ended. After preprocessing, the factored functions are decomposed using SIS such that each node has at most three input variables. For decomposition, four different methods given in Figure 12 are performed in order to obtain the minimum number of three-feasible nodes. In these decomposition methods, all "(x)" are replaced with "3" to produce three-feasible decomposed networks. After decomposition, all nodes in the decomposed network are then checked to see if there is any node that can be collapsed into its fanout while retaining feasibility. This process can reduce further the number of nodes.
In the next step, each node in the decomposed network is then checked to see if it is a majority function. If so, the function is then converted into its corresponding majority expression based on forty primitive functions which are all the possible three-variable Boolean functions. Otherwise, all admissible expression groups are found from the forty majority expressions such that each group consists of three majority expressions ( ) 1 2 3 , , f f f where the node is the majority function of these expressions, i.e., ( )
, , M f f f . Then, all the majority functions that consist of expression groups with a minimum number of majority gates are selected. Next, the selected functions are checked to select the functions with a minimum number of gate inputs. Then, the selected functions are checked again to select the functions with a minimum number of inverters. The same steps are repeated for the complement of the node function. The next step A. Almatrood, H. Singh Four decomposition methods scripts used in [21] and [26] .
is to select the majority function with a minimum number of majority gates, gate inputs, and inverters from the selected majority functions that consist of expression groups and their complements. The last step is to check obtained majority expressions and see if there are repeated nodes. If so, these nodes will be removed and the majority network will be updated. This process keeps running until no repeated nodes exist. 
Majority Expression Lookup Table (MLUT)-Based Synthesis [26]
One of the majority/minority logic network synthesis methods is MLUT-based method [26] . The input to this method is an arbitrary Boolean functions network, and the output is an equivalent majority logic network. This method also starts by preprocessing and decomposing the input network using SIS as used in
Kong's method. However, the preprocessing and decomposition methods used here are able to preprocess and decompose the input Boolean functions network up to four-feasible networks. In preprocessing, the input Boolean functions are simplified by algebraically factoring the common terms out and removing the repeated terms by applying the preprocessing script given in Figure 11 , where all "(x)" are replaced with "4". For decomposition, the same four methods used in Kong's method are implemented in order to find the minimum number of decomposed networks. However, these four decomposition methods will decompose the network into two-feasible, three-feasible and four-feasible networks by replacing all "(x)" in Figure 12 with "2", "3", and "4" in order to find the best solution. In this method, a majority expression lookup gates. The last step in the redundancy removal method is to minimize the number of inverters. This step is implemented if the majority network has two cascaded inverters which can cancel each other out. Another case would be if a majority gate in the network has two or three internal inverters that can be factored out to have only one external inverter. The redundancy removal method may require more than one iteration until no further simplification is possible.
Comparison and Discussion

Comparison of the Comprehensive Synthesis Methods
The three majority/minority synthesis methods discussed in this paper differ from each other in their preprocessing methods, decomposition methods, conversion techniques, and optimization targets: gates, levels, inverters, and gate inputs. Table 1 gives a summary of these differences. These differences are discussed in detail as follows:
Preprocessing
The first step in all three synthesis methods is preprocessing. This process is . In all algorithms, this process is done by using the simplification and factorization methods in SIS. However, the preprocessing method used in MLUT is improved by performing the operations of kernel and cube extraction for four-feasible networks instead of three-feasible networks as used in MALS and Kong's method. Although, the preprocessing method provides simplified Boolean functions in terms of logic AND, OR and NOT, these functions are not expressed properly to be converted into their equivalent majority expressions for some cases. To demonstrate this point, consider the same function that we used for simplification. After removing the redundant term, the function is expressed by , the function will have a different expression which can result in an equivalent majority expression with more than one majority gate and one level. This specific example may not fall in this category due to its simplicity. However, this case can occur especially while processing large circuits which can cause a large change in the final result.
Decomposition
For decomposition, MALS uses method 1 in Figure 12 to decompose the input network into smaller nodes such that each node in the network has at most three input variables which can be easily converted into its equivalent majority expression. In Kong's method, the decomposition process is also used to decompose the input networks into three-feasible networks. However, this method uses four different decomposition methods as given in Figure 12 . Any function with three input variables can be realized with at most four majority gates in two levels [14] [56]. Thus, the total number of majority gates in the synthesized majority network is between the number of nodes and the number of nodes multiplied by 4.
Therefore, in order to reduce the number of majority gates in a synthesized majority network, the number of nodes must be reduced. None of the four decomposition methods used in Kong's method give the minimum number of nodes In MLUT, the same four decomposition methods are used. However, these methods are improved to decompose the input network into two-feasible, threefeasible, and four-feasible networks. Based on the obtained networks from the four decomposition methods, the best solution is then chosen. The obtained decomposed networks from the four methods are not guaranteed to be optimal.
However, they provide a fundamental library of heuristic techniques for decomposition. In both Kong's method and MLUT, all nodes in the obtained decomposed networks are then checked to see if there are nodes that can be collapsed into their fanouts while retaining feasibility. This can provide further reduction in the number of gates, levels, inverters, and gate inputs. However, this process is not considered in MALS.
Converting Boolean Functions into Majority Expressions
For converting the decomposed networks into their equivalent majority expres- , , M f f f . This method can generate only one admissible majority expression for a given Boolean function. This is considered as a drawback for this method. Therefore, this technique does not guarantee that it results in optimal majority expressions. In Kong's method, the process of converting the function of a node is based on forty optimal majority expressions. If the Boolean function belongs to these forty expressions, it is converted into its corresponding majority expression. Otherwise, all admissible three-expression groups from the forty expressions are found such that the function of the node can be represented as a majority function of the three expressions. This conversion technique is also used in MLUT. However, this method is based on ninety primitive functions instead of forty as used in Kong's method. These primitives are the equivalent majority expressions for all possible four-variable Boolean functions. Each node in the decomposed network is replaced with its equivalent majority expressions if it has a corresponding expression. Otherwise, a combination of three majority expressions is chosen from the ninety expressions such that the function of the node can be represented as the majority function of the chosen three expressions.
Optimization Targets
Since the gate count and level count determine the latency and the size of a majority/minority circuit, they are the most important factors that play an essential role in enhancing performance. Therefore, by reducing the number of gates and the number of levels, the performance can be improved. In the three comprehensive synthesis methods (MALS, Kong's, and MLUT), the optimization is targeted to reduce either the number of gates or levels. In MALS and Kong's method, the gate count reduction is taken as the first priority for optimization.
However, in MLUT, either the number of gates or levels can be taken as the first 
Comparison of Experimental Results
In this section, we demonstrate an overall comparison between the results obtained from the existing synthesis methods. In Table 2 , the obtained equivalent majority expressions for eight standard three-variable Boolean functions [15] using the comprehensive synthesis methods discussed in this paper and other five three-variable synthesis methods [15] , 0, ,
This expression requires four gates, two levels, one inverter and nine gate inputs.
From the AND/OR mapping method and methods in [15] [18] [20] , the obtained majority expression is
This expression requires four gates, two levels, one inverter and eight gate inputs.
For Boolean functions with more than three variables, we compare the results of 40 Microelectronics Center North Carolina benchmark circuits [57] using the comprehensive synthesis methods in Table 3 . The results obtained from each of the three methods are compared with the majority AND/OR mapping method.
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,0, ,1, ,0, ,0, does not result in the optimal majority networks for some circuits. For example, the obtained majority network for the benchmark circuit cm152a using MLUT when targeted to optimize either majority gates or levels, requires six levels, whereas it can be realized with five levels as obtained from Kong's method.
As a result, it can be observed from Table 2 and Table 3 that none of the comprehensive synthesis methods can generate the optimal majority/minority logic networks in terms of all optimization factors for all cases. However, some of these methods can result in best solutions in terms of some optimization factors for three-variable or multi-variable Boolean functions. Even though these methods result in the best majority networks in terms of some or all optimization factors for all cases, these networks are not guaranteed to be optimal especially while synthesizing multi-output Boolean functions. The process of selecting the optimal majority network for multi-output Boolean functions is not considered in any of the three synthesis methods, which is a very Engineering serious drawback. For a multi-output Boolean function, by synthesizing the equivalent majority expression for each output separately, which is performed in the three methods, the obtained majority expression can be the optimal in terms of all optimization factors for this output. However, the final majority network realized from these expressions is only optimal in terms of levels, which is the maximum number of levels used in these expressions. For the number of majority gates, inverters, and gate inputs, the final network is not always the optimal solution in terms of these factors. In other words, the number of gates, inverters, and gate inputs used in a majority network obtained from one of these methods for a multi-output Boolean network can be further reduced. To clarify this point, consider a Boolean network N with two outputs, i.e., 
For the output G, two of its equivalent majority expressions are ( ) ( ) 1  1  2  3  3  1  2  3 , , , , , , , F G has 6 gates, 2 levels, 3 inverters, and 16 gate inputs. From the two solutions, it can be seen that the number of levels is the only factor that does not change. However, the second network ( ) 1 , F G has the minimum number of gates, inverters, and gate inputs. Therefore, the best solution for network N is ( ) 1 , F G . Consequently, it can be seen that this is an important process that can provide further reduction and give better results in terms of different optimization factors.
As discussed earlier, since the different characteristics of nanotechnologies and their logic devices implementations can affect the optimization priorities given to different factors such as gates, levels, inverters, etc., a majority/minority logic network generated from the existing synthesis methods is not guaranteed to be the best solution for all nanotechnologies. Therefore, there is a strong need for developing an efficient majority/minority logic synthesis method that can synthesize the optimal majority/minority networks in terms of all optimization factors for any majority/minority-based nanotechnology.
Conclusions
Due to the physical limitations of CMOS technology, many emerging nanoscale technologies such as quantum-dot cellular automate (QCA), single electron tunneling (SET), tunneling phase logic (TPL), spintronic devices, etc., have been proposed and considered as possible replacements for CMOS. As known, CMOS We also compare and discuss the obtained results from these methods based on different optimization factors such as the number of gates, the number of levels, etc. From this comparison, we observe that the existing techniques can give suboptimal solutions. However, none of these methods results in the optimal majority/minority logic networks in terms of all optimization factors for all cases.
For future work in the majority/minority logic synthesis methods, it is suggested that the synthesis method should be developed to synthesis the equivalent majority and minority logic circuits for multi-input multi-output Boolean functions based on optimization techniques that can lead to optimal majority/minority circuits for more than four-feasible networks. In addition, as discussed previously, for a multi-output Boolean function, by generating the optimal majority circuit for each output Boolean function separately, the final majority circuit may not always be optimal. Therefore, it is better to synthesize the majority or minority circuit for any output function with consideration of the other output Boolean functions. Moreover, it suggested that the synthesis method should be developed to generate the optimal majority circuit in terms of all optimization factors based on the given priorities. By developing a method that can synthesize the majority circuits based on different priorities such as gates, levels, inverters, and gate inputs, the method can be used to generate the equivalent circuits for any majority and/or minority-based nanotechnologies.
